

# Windowed PWM: A Configurable Modulation Scheme for Modular Multilevel Converter-Based Traction Drives

Davide De Simone , Luigi Piegari , Senior Member, IEEE, Pietro Tricoli , Member, IEEE, and Salvatore D'Arco 

**Abstract**—This article introduces a modulation technique for modular multilevel converter (MMC) in variable speed traction drives for electrical transportation referred as windowed pulsewidth modulation (W-PWM). The windowed PWM (W-PWM) is derived by blending the principles of operation of conventional modulation schemes for MMC based on the nearest level control (NLC) and on PWM with the aim of combining their inherent strengths and offering a higher degree of flexibility. This can reduce switching losses compared to classical PWM schemes and lower the current harmonic distortion compared to NLC schemes. The window in which the PWM is applied can be seen as an additional degree of freedom that allows a dynamic optimization of the performance of the traction drive depending on its operating characteristics. The performance of the W-PWM technique is assessed in this article for several operating conditions and compared with conventional schemes based on NLC and on the phase opposition disposition PWM with both numerical simulation and experimental verification on a small-scale prototype. Results demonstrate the flexibility of the W-PWM and its potential for applications in electrical traction drives.

**Index Terms**—AC motor drives, traction motor drives, power converter, road vehicle electric propulsion, pulsewidth-modulated power converters.

## I. INTRODUCTION

IN THE last few decades, private transport has become one of the main source of pollutants and it is now clear that the technical improvements on conventional internal combustion engines (ICE) will not be sufficient to reduce the global CO<sub>2</sub> emissions. Battery electric vehicles (BEVs) are a valid alternative to ICE vehicles and although the sales are now accelerating, battery electric vehicles (BEVs) still represent only 1% of the consumer market. Main factors slowing the penetration of BEV




Fig. 1. Typical BEV powertrain.

are arguably the perceived limitations of the technology as the limited vehicle range and the long battery recharge time [1].

A typical power train of a BEV includes several power converters, as represented in Fig. 1. The battery pack is composed by connecting in series a large number of low voltage cells [2]. Due to unavoidable differences between the cells, a battery management system is required to ensure that each individual cell remains within its voltage limits [3]. The traction inverter is responsible to supply and control the motor, while a separate on-board battery charger could be added to charge the battery pack from the utility grid. In many vehicles, the on-board battery charger has a low power rating, typically up to 7 kW, leading to long charging times when an external dc rapid charger is not available.

In [4], D'Arco *et al.* proposed a configuration for BEVs based on a double star chopper cell (DSCC) converter, belonging to the family of modular multilevel converter (MMC). This DSCC-based configuration embeds in a single converter the functions of the traction inverter [5], the battery management system (BMS) [6], [7], and the battery charger [8]. Multilevel topologies as the cascaded H-bridge (CHB), the single-star bridge-cell (SSBC), and the single-delta bridge-cell (SDBC) topologies also can control the power supplied by the individual battery modules, thereby allowing the integration of both traction drive and BMS functionalities. However, the DSCC offers more flexibility than

Manuscript received July 24, 2019; revised December 1, 2019; accepted January 12, 2020. Recommended for publication by Associate Editor M. Hagiwara. (Corresponding author: Davide De Simone.)

D. De Simone and L. Piegari are with the Department of Electronics, Information and Bioengineering of the Politecnico di Milano, 20133 Milan, Italy (e-mail: davide.desimone@polimi.it; luigi.piegari@polimi.it).

P. Tricoli is with the Department of Electronic, Electrical and Systems Engineering, University of Birmingham, Birmingham B15 2TT, U.K. (e-mail: p.tricoli@bham.ac.uk).

S. D'Arco is with the Electric Power Systems Department, SINTEF Energy Research A.S., 7465 Trondheim, Norway (e-mail: salvatore.darco@sintef.no).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.2969375

63 CHB, SSBC, and SDBC configurations, as the direct, inverse,  
64 and zero sequence of the circulating currents can be used for  
65 cell balancing. Additionally, the DSCC can be connected to an  
66 external dc source for charging the batteries as an alternative to  
67 ac charging. For this reason, in this article, the DSCC will be  
68 addressed.

69 Using the same converter for different tasks leads to a higher  
70 global efficiency in comparison with standard two-level inverters [9]  
71 with consequent more range of the BEV. This is also supported by  
72 the fact that balancing is achieved using the load current rather than  
73 transferring energy between the cells. The single converter does not  
74 influence negatively the reliability of the system since, as demonstrated  
75 in [10], the proposed topology presents a high redundancy. As DSCCs  
76 can handle the rated power also for charging operations, rapid charging  
77 is allowed without the need of extra hardware on-board.

78 The efficiency of motor drives with DSCCs could be further  
79 increased by adopting new modulation strategies with lower  
80 switching losses. However, any modulation strategy has to consider  
81 the impact on the total harmonic distortion (THD) of the current,  
82 as harmonics increase the losses of the motor and generate torque  
83 ripples that lead to mechanical vibrations and faster wear of the  
84 transmission. In the automotive industry, the drive system efficiency  
85 and the injected THD are a major concern since it might affect the  
86 lifespan of insulation systems [11] and the general driving performance.  
87 As harmonics depend on load parameters and, hence, are not constant  
88 for all the operating conditions, the comparison between different  
89 modulation techniques is usually based on the voltage weighted total  
90 harmonic distortion (WTHD).

91 Two main families of MMC modulation techniques can be identified  
92 in the technical literature: modulation schemes based on nearest level  
93 control (NLC) [12], [13] and schemes based on pulsewidth modulation  
94 (PWM) [14]–[16]. NLC techniques present the lowest switching losses  
95 but relatively high WTHD of the phase voltage and motor losses, whereas  
96 PWM has opposite characteristics. In this article, the authors propose  
97 a modulation technique called windowed-PWM (W-PWM) that applies  
98 PWM only at specific angular intervals of the reference waveform to  
99 achieve the optimal compromise between power losses and WTHD. Therefore,  
100 the angles in which PWM is applied can be controlled dynamically and  
101 continuously and adapted to the different operating conditions of the  
102 traction drive. Even if not explicitly addressed in this article, the  
103 proposed technique can be also easily extended to any electrical drives  
104 with multilevel converters and especially medium voltage drives for  
105 which switching losses are particularly critical.

106 The article is organized as follows. Section II summarizes the application  
107 of the DSCC topology for traction drives. Section III reviews the state  
108 of the art of modulation techniques and control strategies for multilevel  
109 inverters. The W-PWM and its main characteristics are described in  
110 Section IV. A detailed description of the simulation and test rig is given  
111 in Section V. Section VI shows the main numerical and experimental  
112 results. Section VIII summarizes the main outcomes and draws the  
113 conclusion of this article.

## 114 II. REFERENCE SYSTEM CONFIGURATION

115 The reference system configuration assumed for this article is a traction  
116 drive composed by an induction machine connected to




Fig. 2. Double star chopped cell converter topology.

122 a DSCC converter embedding an energy storage cell with voltage  
123  $v_m$  in each module as represented in Fig. 2. As in standard  
124 MMCs, the arm inductors can be mutually coupled to reduce the  
125 weight of the converter and to reduce the output voltage  
126 drop. To generate the output phase voltage, the following voltage  
127 references are sent to the upper and lower arm of each phase

$$\begin{cases} v_{lower,k} = \frac{v_{dc,bus}}{2} + v_{phase,k} + v_{k,circ} \\ v_{upper,k} = \frac{v_{dc,bus}}{2} - v_{phase,k} + v_{k,circ} \end{cases} \quad (1)$$

128 where  $v_{dc,bus}$  is the dc bus voltage,  $v_{phase,k}$  is the phase voltage  
129 reference of a generic converter leg “ $k$ ” [17], and  $v_{k,circ}$  is the  
130 cell balancing control voltage referred to the same converter  
131 leg [4], [18]. From upper and lower arm voltages (1), the  
132 expression of the output phase voltage  $v_{phase,k}$  is obtained as

$$v_{phase,k} = \frac{1}{2} [v_{lower,k} - v_{upper,k}]. \quad (2)$$

133 If the per unit impedance of the leg inductors is low and/or  
134 if the output frequency is low,  $v_{upper,k}$  and  $v_{lower,k}$  must be  
135 generated so that the total number of inserted modules is equal  
136 across the three converter legs. If this condition is not met, the  
137 difference between the instantaneous voltage of the legs give  
138 rise to circulating currents.

139 DSCCs can use circulating currents between legs acting on  
140  $v_{k,circ}$  of (1) to exchange energy between battery cells, acting  
141 effectively as a BMS. The energy stored in a battery can be  
142 quantified by the state of charge (SOC), which is the ratio  
143 between the available energy and the total battery capacity. Since  
144 the estimation of the SOC is not the main focus of this article,  
145 a simple Coulomb-counting method was considered for sake of  
146 simplicity [10]

$$SOC_h(t) = SOC_h(t_0) - \frac{1}{3600 \cdot Q_{max}} \left( \int_{t_0}^t i_h(t) dt \right) \quad (3)$$

with  $SOC_h(t_0)$  the  $h$ th cell SOC at initial time, and  $Q_{\max}$  the total module battery capacity in Ah. Moreover,  $i_h(t)$  is the battery current, which was estimated knowing the current flowing in the arm in which the module is installed and the conduction state (ON or OFF) of the module itself. A positive current discharges the battery reducing its SOC.

The balancing process is achieved through three control loops [19], namely leg balancing, arm balancing, and module balancing. The leg balancing algorithm operates on the dc voltage reference of each leg to impose a dc circulating current. This current transfers energy between the phases of the converter so that the average SOC is the same for all the phases. The arm balancing algorithm balances the average SOC of the upper and lower arms of each phase. The exchange of energy within the arms of the same leg is achieved by imposing a negative and positive sequence current synchronized with the output phase voltage [18]. The circulating currents cannot be accurately controlled with an NLC modulation technique in converters with a limited number of modules or at low frequency. This could lead to high circulating currents and risks of damaging the converter. Therefore, if cells belonging to different legs and phases are strongly unbalanced, a PWM modulation technique is necessary. Once the balancing is completed, NLC or W-PWM modulation techniques can be applied.

The module balance algorithm equalizes the SOC of all the cells included in each arm. This is achieved by controlling the modules to activate using a sorting algorithm: if the current charges the cells of the arm, the modules with the lowest SOC are turned ON first; if, instead, the current discharges the cells, the modules with the higher SOC are used first.

When used as battery chargers, DSCC converters can be connected to either single-phase, three-phase, and dc power sources with no modification of the hardware and, therefore, they are a versatile choice for automotive applications. As DSCCs have typically a high number of voltage levels, they can be connected to the power source with no or very small filters, reducing the curb weight of the BEVs on which they are installed.

### III. DSCCs MODULATION TECHNIQUES

This section reviews the most widely used modulation techniques for DSCCs [10], [14], i.e., the NLC, the carrier phase shifted PWM, the phase disposition PWM (PD-PWM), the phase opposition disposition PWM (POD-PWM), the alternate phase opposition disposition PWM (APOD-PWM) and the last level PWM (LLPWM), which are shown in a qualitative way in Fig. 3 in the case of four modules per arm converter.

#### A. Nearest Level Control

In the NLC modulation technique, the modules are activated or deactivated to minimize the error  $e_v = v_{\text{phase},k}^* - v_{\text{phase},k}$ , where  $v_{\text{phase},k}^*$  represents the reference of the phase  $k$  output voltage, and  $v_{\text{phase},k}$  represents the actual phase  $k$  voltage. When the error is above a specified threshold, the related module is activated [12]. In accordance with [13], the NLC algorithm has been implemented considering the mean voltage of the modules

$$v_{th}(n) = (n - 1) \cdot \bar{V}_m + \frac{1}{2} \bar{V}_m \quad (4)$$




Fig. 3. Carrier and arm references of different modulation techniques.

where  $v_{th}(n)$  is the threshold voltage of the  $n$ th module and  $\bar{V}_m$  is the module mean voltage.

#### B. Phase Shifted Carrier Pulsewidth Modulation

This modulation technique is the extension of the traditional sinusoidal PWM strategy to multilevel converters [20], [15], [21], [22]. If the converter has  $N$  modules per arm, the output voltage is generated by comparing  $2 \cdot N$  equally shifted triangle carrier signals with the arms modulation signals. With this modulation technique, all the modules are switched in each carrier period, removing the need of the inner arms balancing algorithm (see Section II) and, hence, simplifying the control of the converter. The generated output phase voltages are characterized by  $N + 1$  levels. In this modulation, the carrier frequency applied to the modules  $f_{\text{carrier}}$  is  $N$  times smaller than the desired output switching frequency  $f_{\text{sw}}$ :  $f_{\text{carrier}} = \frac{f_{\text{sw}}}{N}$ . Thus, each module is subjected to lower frequency harmonics.

#### C. Phase Disposition Pulsewidth Modulation

In this modulation technique, an individual carrier signal with amplitude equal to the module voltage is assigned to each



219 module [20], [23], [21]. The offset given by (4) is added to each  
 220 carrier. The carrier signals are shifted by the module sorting  
 221 algorithm. For example, if the current is charging, the modules  
 222 with the lower SOC are shifted at the bottom to keep them  
 223 turned ON for the maximum possible time. The total number  
 224 of active modules for each leg differs by  $\pm 1$  module. This  
 225 leads to  $2 \cdot N + 1$  levels on the output phase voltage, but also  
 226 introduces additional voltage ripple across the arm inductors  
 227 with consequent increase of the circulating currents.

#### 228 D. Phase Opposition Disposition Pulsewidth Modulation

229 This modulation technique is based upon the same princi-  
 230 ples of PD-PWM, with the difference that the carriers of the  
 231 upper arm are delayed by half a period of those of the lower  
 232 arm [20], [21], [23]. With this modification, the total number  
 233 of active modules per leg is always the same, independently on  
 234 the modulation index, thus, the internal circulating currents are  
 235 minimized. The output phase voltage is obtained changing the  
 236 distribution of active modules between the upper and the lower  
 237 arms within a converter leg. This modulation strategy generates  
 238 an output phase voltage with  $N + 1$  levels.

#### 239 E. Alternate Phase Opposition Disposition 240 Pulsewidth Modulation

241 The APOD-PWM is based upon the same principle of POD-  
 242 PWM, but the carrier signals of odd modules have a  $180^\circ$  shift  
 243 in respect to the even modules [21], [23]. In the POD-PWM,  
 244 this modulation technique generates  $N + 1$  levels and presents  
 245 no theoretical voltage ripples across the dc bus.

#### 246 F. Last Level Pulsewidth Modulation

247 LLPWM is a hybrid NLC-PWM modulation strategy pro-  
 248 posed in [24]. LLPWM generally activates the components of the  
 249 converter using NLC. At each module activation, the controller  
 250 checks the peak value of the reference, if the module in activation  
 251 will be the last one (top and bottom point of the reference) PWM  
 252 will be applied on that particular module.

### 253 IV. WINDOWED PULSEWIDTH MODULATION

254 The W-PWM applies PWM around the peak value of the  
 255 sinusoidal reference signals to reduce the harmonic distortion  
 256 of the generated voltages. For operations with variable voltage  
 257 amplitude and frequency like EV applications, it is necessary to  
 258 identify the correct position of the peak values, as the signals  
 259 are not strictly sinusoidal. To do so, the modulation is switched  
 260 between NLC and POD-PWM in relation of the phase angle  
 261 of the reference space vector. By choosing appropriate space  
 262 vector phase intervals, NLC can be applied to the steepest areas  
 263 of the output waveforms while PWM can be applied where the  
 264 derivative of the reference is relatively small. W-PWM carrier  
 265 signals are generated following (5),  $x(t)$  represents a triangle  
 266 wave with average value of zero and peak values of  $\pm 1$ ,  $u$   
 267 represents the control variable that turns ON and OFF the PWM  
 268 signal and  $V_i$  is the  $n$ th module voltage

$$v_{th}(n, t) = \sum_{i=1}^{n-1} V_i + (1 + u \cdot x(t)) \cdot \frac{1}{2} V_n. \quad (5)$$

TABLE I  
 W-PWM ACTIVATION ANGLES AS FUNCTION OF  
 $\phi =$  WINDOW,  $\theta =$  SPACE VECTOR ANGLE

Phase	$-\frac{\phi}{2} \leq \theta \leq \frac{\phi}{2}$	$\pi + \frac{\phi}{2} \leq \theta \leq \pi - \frac{\phi}{2}$
A		
B	$\frac{2}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{2}{3}\pi - \frac{\phi}{2}$	$\frac{5}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{5}{3}\pi - \frac{\phi}{2}$
C	$\frac{4}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{4}{3}\pi - \frac{\phi}{2}$	$\frac{\pi}{3} + \frac{\phi}{2} \leq \theta \leq \frac{\pi}{3} - \frac{\phi}{2}$




Fig. 4. Qualitative W-PWM arm voltages at NLC, W-PWM  $60^\circ$ ,  $120^\circ$  and POD-PWM.

269 Starting from a three-phase voltage reference, the related  
 270 space vector is calculated according to

$$\vec{v}^* = \frac{2}{3} \left[ v_a^*(t) + v_b^*(t) \cdot e^{j\frac{2}{3}\pi} + v_c^*(t) \cdot e^{j\frac{4}{3}\pi} \right] \quad (6)$$

271 where  $v_a^*(t)$ ,  $v_b^*(t)$ , and  $v_c^*(t)$  are the three-phase output voltage  
 272 references. The phase of the space vector is, then, compared with  
 273 the intervals of Table I. In each period of the waveform, there  
 274 are two PWM intervals, around the positive and the negative  
 275 peaks, respectively. If the phase does not fall within one of the  
 276 two intervals, the control variable  $u$  is set to zero, thus the carrier  
 277 signal is replaced by its average value and the W-PWM reduces  
 278 to the NLC modulation. On the contrary, if the phase of the space  
 279 vector falls in one of the two intervals,  $u$  is set to one enabling  
 280 the PWM.

281 Fig. 4 shows the output converter arm voltages with different  
 282 W-PWM window sizes.

283 The W-PWM enables a precise control of the PWM window  
 284 and the length of this window is effectively a new degree of

TABLE II  
TESTED MMC MAIN PARAMETERS

Parameter	Value
Modules per arm	4
Module Battery	PL-9759156-5C
Mosfet Switches	IRF1324S-7PPbF
Arm Inductance	22 $\mu H$
Arm resistance	30 $m\Omega$




Fig. 5. WTHD as a function of output voltage and W-PWM window of a generic four modules per arm MMC.

285 freedom for the control system. It is worth noting that for  
286 certain values of  $\phi$  that depends on the number of modules of  
287 the converter and on the magnitude of the voltage reference,  
288 W-PWM reduces to LLPWM modulation [24].

## 289 V. SIMULATION AND EXPERIMENTAL SET-UP

290 To study the W-PWM characteristics, a Simulink model has  
291 been developed to obtain a relation between the harmonic  
292 distortion, quantified with the WTHD of the output voltage,  
293 the amplitude of the output voltage, the output frequency, and  
294 the PWM window size. The WTHD has been calculated in  
295 accordance with [25] as

$$\text{WTHD} = \frac{1}{V_1} \left[ \sum_{n=2,3,\dots}^{\infty} \left( \frac{V_n}{n} \right)^2 \right]^{1/2} \quad (7)$$

296 where  $V_1$  is the amplitude of the first harmonic,  $V_n$  is the  
297 amplitude of the  $n$ th harmonic, and  $n$  is the harmonic order.

298 A switching model with the same characteristics of the small  
299 scale prototype whose main components are summarized in  
300 Table II has been used. Conduction losses were considered using  
301 the Simscape library blocks and matching switches and induc-  
302 tances parameters with the ones of the prototype. To estimate  
303 switching losses, the current and the voltages across each solid  
304 state switch were measured. Every time a change in the control  
305 signal is experienced, the procedures described in [26] were used  
306 to calculate the switching losses.

307 In Fig. 5, the variation of the output voltage WTHD as a func-  
308 tion of the reference voltage amplitude and the PWM window  
309 angle is illustrated. The results have been obtained by means of  
310 several simulations using a V/Hz constant control law with base




Fig. 6. Difference between the  $\text{WTHD}_{\text{w-pwm}}$  and the  $\text{WTHD}_{\text{NLC}}$  for a four modules per arm MMC.

311 speed reached at 50 Hz and 8.4 V. It is worth noting that, when  
312 the output voltage reference is below 0.25 p.u. (2.1 V), NLC does  
313 not generate any signal and, hence, the WTHD of the waveform  
314 cannot be calculated. Moreover, the WTHD for NLC changes  
315 from 12.8% to 3.34% when the reference voltage increases from  
316 2.2 to 2.5 V. However, for a clearer data representation, the  $v_{ph}$   
317 axis of Fig. 5 starts from 2.5 V since the color mapping would  
318 become too flat in the zone of more interest if the minimum  
319 voltage is set to lower values (e.g., 2.1 V).

320 In order to better visualize which PWM windows improve  
321 the WTHD with respect to the NLC at each output volt-  
322 age/frequency, the difference between the WTHD for the W-  
323 PWM and the NLC is shown in Fig. 6. All the negative results  
324 are represented with a color gradient where the lowest values are  
325 blue and the highest values are yellow. The more negative is the  
326 differential WTHD, the more the selected window is improving  
327 the WTHD with respect to NLC. All the positive differences  
328 instead are represented with a gray scale; those values imply  
329 that the introduction of W-PWM with the corresponding window  
330 leads to a worse WTHD.

331 From the analysis of Fig. 6, it is possible to determine that  
332  $84^\circ$  is the smallest window ensuring a WTHD lower than NLC  
333 for every value of the desired output voltage. Since the results  
334 obtained by simulation (Figs. 5 and 6) could not be obtained  
335 experimentally with the same detail level, the aim of the compar-  
336 ison between simulation and experimental results is to validate  
337 the simulation results measuring the converter performance in a  
338 reduced set of operating regions.

339 The experimental tests have been carried out on a DSCC  
340 prototype with four modules per arm, each one including a  
341 4.2 V 10 Ah LiPo battery, as shown in Fig. 7. The main converter  
342 parameters are summarized in Table II. The controller has been  
343 implemented on a NI CompactRio FPGA system. From (2), it is  
344 possible to state that the maximum phase voltage is one half of  
345 the maximum arm voltage, thus, the maximum output voltage  
346 is 8.4 V with this configuration. The converter is connected to  
347 a variable load consisting of a 12–400 V step-up transformer, a  
348 variac, and a resistive load, as reported in Fig. 8. In the laboratory  
349 configuration, low voltage battery cells and a transformer have  
350 been used both due hardware availability and safety reasons even  
351 though higher voltage battery modules would be preferable in  
352 a real application. With this set-up, it is possible to regulate the








Fig. 11. Simulated (continuous line) versus measured (markers) converter WTHDs when controlled with a V/Hz constant strategy.




Fig. 13. Simulated (continuous line) versus measured (markers) converter efficiency when controlled with a V/Hz constant strategy.




Fig. 12. Simulated converter efficiency when controlled with a V/Hz constant strategy.

The experimental data on the test rig are compared with the simulations in Fig. 11: the peaks of the NLC voltage WTHD due to the activation of a new module can be clearly seen also from the measurements. For the W-PWM at  $120^\circ$  and for the POD-PWM, this is not visible because the angle of PWM is sufficiently large to include the instant when an extra module is activated. Since the converter has four modules per arm, just two modules are triggered over the whole output voltage range. At 20 Hz, 3.36 V (on the first NLC WTHD peak), it is clear that W-PWM windows larger than  $60^\circ$  improve significantly the output WTHD. When a  $60^\circ$  window is considered, a poor performance is experienced, as predicted by the preliminary analysis shown in Fig. 6. At higher frequencies (at converter nominal voltage), W-PWM with  $60^\circ$  gives a very limited WTHD improvement with respect to NLC. W-PWM reduces the output voltage WTHD in a good agreement with the theoretical analysis.

## B. Efficiency Evaluation

In the simulations, the converter efficiency was calculated as the ratio between the load power and the total battery injected power over a predefined time period. In the experiments, the efficiency was measured as the ratio of the output and input energy of one module of the converter. To ensure that the data extrapolated from one module represent accurately the global converter efficiency, it is extremely important that each module remained perfectly balanced with the others. Under this condition, all the modules have the same voltage and contribute equally to the generated power. Moreover, if the gate signals are all synchronized, when the cells are balanced there is no net power exchange between the three phases. To ensure this assumption was met, before each test, all the cells were charged an average of 30 min to restore a 100% SOC. Additionally, it is important that the module selected for the measurement was used as much as the others during the observation. To meet this condition, the sorting algorithm that balances the module SOCs [18], [19] was replaced with a function that sets the module priority with a fixed periodic pattern with period 1 s. The logging time interval of the instruments was set accordingly to 1 s.

In V/Hz constant tests, 11 points between the frequency range 10–100 Hz were taken for each investigated W-PWM window. The load current was kept constant at 10 A below 50 Hz. For NLC and some W-PWM windows, 10 A load current was not reachable at low voltage references. In these conditions, the maximum achievable current was set. Due to the approximations introduced to measure the efficiency, the longer are the tests, the higher is the unbalance level between the modules introduced by unavoidable differences among the storage system, leading to less reliable results. From the analysis of Fig. 13 in which experimental and theoretical data are reported on the same diagram, it is reasonable to state that there is a good matching between theoretical and experimental results.

Looking at the NLC curve reported in Fig. 12, the global efficiency is higher than all the other modulation schemes. An efficiency drop can be seen when the second module is turned ON. The phenomenon is related to the increase of the

TABLE III  
INDUCTION MOTOR PARAMETERS

Parameter	Value
Nominal voltage	156 V
Nominal frequency	50 Hz
Number of pole pairs	2
Stator resistance	10 mΩ
Rotor resistance	10 mΩ
Stator leakage inductance	0.2 mH
Rotor leakage inductance	0.2 mH
Magnetizing inductance	5 mH

TABLE IV  
FULL-SCALE MMC PARAMETERS

Parameter	Value
Modules per arm	14
Module Voltage	22.2 V
Mosfet Switches	MMIX1T550N055T2
Arm Inductance	22 μH
Arm resistance	3 mΩ

459 harmonic distortion of the load that reduces the active power  
 460 transferred, and to the short duration of module on-time that  
 461 increases switching losses without increasing significantly the  
 462 load active power. The efficiency of the W-PWM is always  
 463 between the NLC and the POD-PWM. In general, the longer the  
 464 PWM window, the higher the switching losses and, hence, the  
 465 lower the efficiency. As expected, the POD-PWM has the lowest  
 466 efficiency for the highest number of device commutations per  
 467 period.

468 It is worth noting that the NLC seems to be always preferable  
 469 when looking only at the converter efficiency. However, the NLC  
 470 increases the WTHD resulting in higher harmonics of the motor  
 471 current and, thus, lower motor efficiency. Therefore, the global  
 472 efficiency of the drive system is optimized with a combination  
 473 of NLC and PWM. Moreover, increasing the WTHD could  
 474 imply additional problems like accelerated ageing of insulation  
 475 materials [27] and increase of torque ripple that could be not  
 476 acceptable for several applications [28]. Finally, for EVs where  
 477 a variable output voltage is required, NLC cannot be used at  
 478 low voltage (i.e., at low speed) for the issues in controlling the  
 479 circulating currents. This article demonstrates that by regulating  
 480 the window length of the modulation, it is possible to smoothly  
 481 increase the motor efficiency by reducing the WTHD, although  
 482 at the expenses of a lower converter efficiency. This degree  
 483 of freedom can be used to find a global maximum for a cost  
 484 function accounting for overall efficiency and optimal operating  
 485 conditions of the drive. However, this is beyond the scope of the  
 486 article and is left for further analyses.

## 487 VII. NUMERICAL RESULTS ON A FULL-SCALE MODEL

488 In this section, the performance of the proposed modulation  
 489 technique has been simulated numerically for further validation  
 490 on a more realistic scale scenario. A full-scale simulation model  
 491 has been developed to calculate the converter WTHD and effi-  
 492 ciency when driving an automotive induction motor following a  
 493 V/Hz constant algorithm. Motor parameters, taken from [29],  
 494 are summarized in Table III. The converter has been sized in  
 495 order to comply with the motor specifications with parameters  
 496 summarized in Table IV. The simulations have been performed  
 497 from 5 to 70 Hz with a constant load torque equal to half of the  
 498 rated below the rated frequency, and a constant power equal to  
 499 half of the rated over the rated frequency.

500 Simulation results for the WTHD of the converter are reported  
 501 in Fig. 16. As expected, the WTHD of the NLC is the highest for  
 502 almost all the frequencies. Moreover, every time a new module  
 503 is activated, a discontinuity in the derivative of the WTHD is




Fig. 14. Simulated full-scale converter efficiency.




Fig. 15. Simulated full-scale converter and motor efficiency.

504 visible (marked with circles in the figure); this discontinuity is  
 505 due to the change in the shape of the output voltages.

506 The efficiency has been calculated for the converter only and  
 507 for the whole system (converter and induction motor) in order  
 508 to include in the analysis the effect of losses due to current  
 509 harmonics with results displayed in Figs. 14 and 15, respectively.  
 510 In this full scale model, similarly to what was observed in the  
 511 down-scaled model, at high frequency (speed), the greater is the






Fig. 16. Simulated full-scale converter WTHD.

PWM window, the lower the efficiency tends to be since conduction losses are equal for all the modulations and switching losses increase with the PWM window. Current harmonics are more relevant at low frequency (speed) since they are not strongly filtered by the induction motor. Thus, conduction losses of NLC become more relevant and the NLC efficiency is the lowest for several frequencies. This phenomenon is not evidenced in the down-scale prototype for the low number of modules making the switching losses more relevant with respect to the conduction losses.

In an electrical drive, even more relevant than the converter efficiency is the global efficiency in the conversion of stored energy to mechanical power. The efficiency of the traction drive (motor plus converter) is reported in Fig. 15. From the figure, it is clear that the NLC modulation at low speed is almost always the least efficient due to the increased current harmonics implying additional conduction losses. In the flux weakening zone (i.e., for frequencies higher than 50 Hz), the efficiency decreases for the more relevant effect of the viscous friction, accentuated by the reduction of the load torque.

### VIII. CONCLUSION

This article proposes the windowed PWM as a modulation technique for double star chopped cells converters operated as variable frequency motor drives. The proposed modulation technique is compared with the NLC and the phase opposition PWM. In comparison to the NLC, the windowed PWM reduces the current harmonic distortion while limiting the average switching frequency of the semiconductor devices. As predicted by simulations on a model of the converter, experimental data show that the W-PWM presents an efficiency higher than POD-PWM and, hence, it would increase the range of battery electric vehicles.

The introduced modulation technique adds a new degree of freedom, which allows a dynamic control of the output harmonic distortion and converter efficiency, leaving to the final user the flexibility to choose that is the most important factor to be optimized in the design. The possibility of changing the window

angle allows variable speed drives to adapt the modulation technique dynamically with the speed at which the motor is rotating. Although this article is proposed for BEVs, the principle on which it is based can be applied also to a generic electrical drive.

Numerical and experimental WTHD analysis (Figs. 10 and 11) shows that the best window that ensures an output voltage WTHD reduction is dependent on the reference voltage and on the selected frequency. Due to these factors, a field implementation of that modulation technique should modify W-PWM window dynamically with the working condition. Although efficiency measurements in this article are affected by the uncertainties of the parameters of the test rig, the experimental results show that the efficiency achieved by the windowed PWM falls between the values of the NLC and POD-PWM as predicted by the numerical models. The increase in angle of the window of the W-PWM reduces both the output WTHD and the converter efficiency.

Depending on the specific application requirements, the proposed modulation technique can be used to achieve the optimal balance between efficiency and WTHD. In future works, an adaptive algorithm, changing the window length as function of the vehicle speed and torque, will be studied.

### REFERENCES

- [1] M. Yilmaz and P. T. Krein, "Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and hybrid vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2151–2169, May 2013.
- [2] J. O. Estima and A. J. M. Cardoso, "Efficiency analysis of drive train topologies applied to electric/hybrid vehicles," *IEEE Trans. Veh. Technol.*, vol. 61, no. 3, pp. 1021–1031, Mar. 2012.
- [3] S. W. Moore and P. J. Schneider, "A review of cell equalization methods for lithium ion and lithium polymer battery systems," *SAE 2001 World Congress*, Apr. 2019.
- [4] S. D'Arco, L. Piegari, and P. Tricoli, "A modular converter with embedded battery cell balancing for electric vehicles," in *Proc. Electr. Syst. Aircraft, Railway Ship Propulsion*, Oct. 2012, pp. 1–6.
- [5] L. M. Tolbert and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan. 1999.
- [6] L. M. Tolbert, T. Cunningham, and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
- [7] S. D'Arco, M. Quraan, P. Tricoli, and L. Piegari, "Low frequency operation of modular multilevel converters with embedded battery cells for traction drives," in *Proc. Int. Symp. Power Electron., Elect. Drives, Autom. Motion*, Jun. 2016, pp. 1375–1382.
- [8] S. D'Arco, L. Piegari, M. S. Quraan, and P. Tricoli, "Battery charging for electric vehicles with modular multilevel traction drives," in *Proc. 7th IET Int. Conf. Power Electron., Mach. Drives*, Apr. 2014, pp. 1–6.
- [9] M. Quraan, P. Tricoli, S. D'Arco, and L. Piegari, "Efficiency assessment of modular multilevel converters for battery electric vehicles," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2041–2051, Mar. 2017.
- [10] M. Quraan, T. Yeo, and P. Tricoli, "Design and control of modular multilevel converters for battery electric vehicles," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 507–517, Jan. 2016.
- [11] D. Fabiani and G. C. Montanari, "The effect of voltage distortion on ageing acceleration of insulation systems under partial discharge activity," *IEEE Electr. Insul. Mag.*, vol. 17, no. 3, pp. 24–33, May 2001.
- [12] M. Moranchel, E. J. Bueno, F. J. Rodriguez, and I. Sanz, "Implementation of nearest level modulation for modular multilevel converter," in *Proc. IEEE 6th Int. Symp. Power Electron. Distrib. Gener. Syst.*, Jun. 2015, pp. 1–5.
- [13] M. Guan, Z. Xu, and H. Chen, "Control and modulation strategies for modular multilevel converter based HVDC system," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2011, pp. 849–854.
- [14] A. Marquez, J. I. Leon, S. Vazquez, L. G. Franquelo, and M. Perez, "A comprehensive comparison of modulation methods for MMC converters," in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2017, pp. 4459–4464.

617 [15] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, "Analysis  
618 of the phase-shifted carrier modulation for modular multilevel  
619 converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 297–310,  
620 Jan. 2015.

621 [16] M. S. Rajan and R. Seyedzai, "Comparative study of multicarrier pwm  
622 techniques for a modular multilevel inverter," *Int. J. Eng. Technol.*, vol. 5,  
623 no. 6, pp. 4850–4865, Jan. 2014.

624 [17] A. D. Pizzo, M. Coppola, and I. Spina, "Current waveforms distribution  
625 among electrochemical cells of modular multilevel converters in battery  
626 electric vehicles," in *Proc. IEEE Int. Conf. Elect. Syst. Aircr., Railway,  
627 Ship Propulsion Road Vehicles Int. Transp. Electrification. Conf.*, Nov. 2018,  
628 pp. 1–4.

629 [18] G. Brando, A. Dannier, I. Spina, and P. Tricoli, "Integrated BMS-  
630 MMC balancing technique highlighted by a novel space-vector based  
631 approach for BEVs application," *Energies*, vol. 10, Oct. 2017,  
632 Art. no. 1628.

633 [19] S. D'Arco, L. Piegari, and P. Tricoli, "Power and balancing control  
634 considerations on modular multilevel converters for battery electric  
635 vehicles," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2013,  
636 pp. 1–9.

637 [20] G. B. Diaz, M. Boyra, and J. Vivas, "Novel control strategies for modular  
638 multilevel converters (MMC) - an evaluation and comparison of control  
639 and modulation schemes," in *Proc. Cigre Int. Symp. "Electric Power Syst.  
640 Future."* Sep. 2011.

641 [21] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for mul-  
642 tilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867,  
643 Aug. 2002.

644 [22] Y. Liang and C. O. Nwankpa, "A new type of statcom based on cascading  
645 voltage source inverters with phase-shifted unipolar spwm," in *Proc. Conf.  
646 Rec. IEEE Ind. Appl. Conf. 33d IAS Annu. Meeting*, Oct. 1998, vol. 2,  
647 pp. 1447–1453.

648 [23] I. Ourdani, A. Bennani Ben Abdelghani, I. Slama Belkhdja, and D.  
649 Montesinos Miracle, "Phase opposition disposition PWM strategy and  
650 capacitor voltage control for modular multilevel converters," in *Proc. Int.  
651 Conf. Recent Adv. Electr. Syst.*, 2016, pp. 208–213.

652 [24] D. De Simone, L. Piegari, and S. D'Arco, "Comparative analysis of mod-  
653 ulation techniques for modular multilevel converters in traction drives,"  
654 in *Proc. Int. Symp. Power Electron., Elect. Drives, Autom. Motion*,  
655 Jun. 2018, pp. 593–600.

656 [25] J. Li and H. Hong, "Wthd optimization for single phase multilevel convert-  
657 ers with step modulation," in *Proc. 37th Annu. Conf. IEEE Ind. Electron.  
658 Soc.*, Nov. 2011, pp. 4463–4468.

659 [26] D. Graovac, M. Pürschel, and A. Kiep, "Mosfet power losses calculation  
660 using the data-sheet parameters," Infineon Technologies AG, pp. 1–22,  
661 Jul. 2006.

662 [27] F. Bertoldi, M. Pathmanathan, R. S. Kanchan, K. Spiliotis, and J.  
663 Driesen, "Quasi-two-level converter for overvoltage mitigation in medium  
664 voltage drives," in *Proc. Int. Power Electron. Conf.*, May 2018,  
665 pp. 488–494.

666 [28] B. Diong, H. Sepahvand, and K. A. Corzine, "Harmonic distortion opti-  
667 mization of cascaded h-bridge inverters considering device voltage drops  
668 and noninteger DC voltage ratios," *IEEE Trans. Ind. Electron.*, vol. 60,  
669 no. 8, pp. 3106–3114, Aug. 2013.

670 [29] R. T.-Asl and J. Bauman, "Efficiency analysis of induction motor control  
671 strategies using a system-level EV model," in *Proc. IEEE Transp. Elec-  
672 trific. Conf. Expo.*, Jun. 2019, pp. 1–6.



**Luigi Piegari** (Senior Member, IEEE) was born in Naples, Italy, on April 2, 1975. He received the M.S. (*cum laude*) and Ph.D. degrees in electrical engineering from the University of Naples Federico II, Naples, Italy, in 1999 and 2003, respectively.

From 2003 to 2008, he was a Postdoctoral Research Fellow with the Department of Electrical Engineering, University of Naples Federico II. From 2009 to 2012, he was an Assistant Professor with the Department of Electrical Engineering, Polytechnic University of Milan, Milan, Italy. He is currently an Associate Professor of electrical machines and drives with the Department of Electronics, Information and Bioengineering, Polytechnic University of Milan. He is the author of more than 130 scientific papers published in international journals and conference proceedings. His research interests include storage devices modeling, wind and photovoltaic generation, modeling and control of multilevel converters, and dc distribution grids.

Prof. Piegari is a member of the IEEE Industrial Electronics Society, the IEEE Power Electronics Society, and AEIT. He is an Associate Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS and the Technical Program Chair of the *International Conference on Clean Electrical Power*.



**Pietro Tricoli** (Member, IEEE) was born in Naples, Italy, on September 8, 1978. He received the M.S. (*cum laude*) and Ph.D. degrees in electrical engineering from the University of Naples Federico II, Naples, Italy, in 2002 and 2005, respectively.

He was a Visiting Scholar with the Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA, in 2005. In 2006, he was also a Visiting Scholar with the Department of Electrical and Electronic Engineering, Nagasaki University, Nagasaki, Japan. From 2006 to 2011, he was a Postdoctoral Research Fellow with the Department of Electrical Engineering, University of Naples Federico II. He is currently a Senior Lecturer in electrical power and control with the Department of Electronic, Electrical, and Systems Engineering, University of Birmingham, Birmingham, U.K. He is the author of more than 90 scientific papers published in international journals and conference proceedings. His research interests include storage devices for road electric vehicles, railways, and rapid transit systems, wind and photovoltaic generation, railway electrification systems and modeling and control of multilevel converters.

Dr. Tricoli is a member of the IEEE Industrial Electronics Society and the Energy Institute. He is the Web and Publication Chair of the International Conference on Clean Electrical Power. He is the Deputy Editor-in-Chief and Feature Editor of the *IET Journal Renewable Power Generation*. He is a Registered Professional Engineer in Italy.



**Salvatore D'Arco** received the M.Sc. and Ph.D. degrees in electrical engineering from the University of Naples Federico II to 2010 Naples, Italy, in 2002 and 2005, respectively.

From 2006 to 2007, he was a Postdoctoral Researcher with the University of South Carolina, Columbia, SC, USA. From 2008 to 2010, he joined ASML, Veldhoven, the Netherlands, as a Power Electronics Designer. From 2010 to 2012, he was a Postdoctoral Researcher with the Department of Electric Power Engineering, Norwegian University of Science and Technology, Trondheim, Norway. In 2012, he joined SINTEF Energy Research where he currently works as a Research Scientist. He is the author of more than 100 scientific papers and is the holder of one patent. His main research interests include control and analysis of power-electronic conversion systems for power system applications, including real-time simulation and rapid prototyping of converter control systems.



**Davide De Simone** was born in Varese, Italy, on November 1993. He received the B.S. degree and the M.S. degree (*cum laude*) in electrical engineering from Polytechnic University of Milan, Milan, Italy, in 2015 and 2017, respectively. He is currently working toward the Ph.D. degree with the Department of Electronics, Information and Bioengineering, Polytechnic University of Milan.

His research interests include power electronics and electrical drives. His main focus is related to modular multilevel converter applied to electric mobility.

## GENERAL INSTRUCTIONS

- **Authors:** Please check ALL author names for correct spelling, abbreviations, and order of first and last name in the byline, affiliation footnote, and bios.
- **Authors:** We cannot accept new source files as corrections for your article. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.
- **Authors:** Please note that once you upload your changes, they will be entered and your article finalized. The proofing process is now complete and your article will be sent for final publication and printing. If you would like an additional proof to review, this should be noted as it is not IEEE policy to send multiple proofs. Once your article is posted on Xplore, it is considered final and the article of record. No further changes will be allowed at this point so please ensure scrutiny of your final proof.
- **Authors:** Unless invited or otherwise informed, a mandatory Excessive Article Length charges will be incurred if your article is over the page limit set by the society in the Information for Authors. If you have any questions regarding overlength page charges, need an invoice, or have any other billing questions, please contact [reprints@ieee.org](mailto:reprints@ieee.org) as they handle these billing requests.

## QUERIES

- Q1. Author: Please confirm or add details for any funding or financial support for the research of this article.
- Q2. Author: Please provide the expansion of EV, if applicable.
- Q3. Author: The sentence "The simulation over 50 Hz." seems unclear. Please check.
- Q4. Author: Please provide full bibliographic details in Ref. [3].
- Q5. Author: Please provide the page range in Ref. [20].



# Windowed PWM: A Configurable Modulation Scheme for Modular Multilevel Converter-Based Traction Drives

Davide De Simone<sup>1</sup>, Luigi Piegari<sup>2</sup>, *Senior Member, IEEE*,  
Pietro Tricoli<sup>3</sup>, *Member, IEEE*, and Salvatore D'Arco<sup>4</sup>

**Abstract**—This article introduces a modulation technique for modular multilevel converter (MMC) in variable speed traction drives for electrical transportation referred as windowed pulsewidth modulation (W-PWM). The windowed PWM (W-PWM) is derived by blending the principles of operation of conventional modulation schemes for MMC based on the nearest level control (NLC) and on PWM with the aim of combining their inherent strengths and offering a higher degree of flexibility. This can reduce switching losses compared to classical PWM schemes and lower the current harmonic distortion compared to NLC schemes. The window in which the PWM is applied can be seen as an additional degree of freedom that allows a dynamic optimization of the performance of the traction drive depending on its operating characteristics. The performance of the W-PWM technique is assessed in this article for several operating conditions and compared with conventional schemes based on NLC and on the phase opposition disposition PWM with both numerical simulation and experimental verification on a small-scale prototype. Results demonstrate the flexibility of the W-PWM and its potential for applications in electrical traction drives.

**Index Terms**—AC motor drives, traction motor drives, power converter, road vehicle electric propulsion, pulsewidth-modulated power converters.

## I. INTRODUCTION

IN THE last few decades, private transport has become one of the main source of pollutants and it is now clear that the technical improvements on conventional internal combustion engines (ICE) will not be sufficient to reduce the global CO<sub>2</sub> emissions. Battery electric vehicles (BEVs) are a valid alternative to ICE vehicles and although the sales are now accelerating, battery electric vehicles (BEVs) still represent only 1% of the consumer market. Main factors slowing the penetration of BEV




Fig. 1. Typical BEV powertrain.

are arguably the perceived limitations of the technology as the limited vehicle range and the long battery recharge time [1].

A typical power train of a BEV includes several power converters, as represented in Fig. 1. The battery pack is composed by connecting in series a large number of low voltage cells [2]. Due to unavoidable differences between the cells, a battery management system is required to ensure that each individual cell remains within its voltage limits [3]. The traction inverter is responsible to supply and control the motor, while a separate on-board battery charger could be added to charge the battery pack from the utility grid. In many vehicles, the on-board battery charger has a low power rating, typically up to 7 kW, leading to long charging times when an external dc rapid charger is not available.

In [4], D'Arco *et al.* proposed a configuration for BEVs based on a double star chopper cell (DSCC) converter, belonging to the family of modular multilevel converter (MMC). This DSCC-based configuration embeds in a single converter the functions of the traction inverter [5], the battery management system (BMS) [6], [7], and the battery charger [8]. Multilevel topologies as the cascaded H-bridge (CHB), the single-star bridge-cell (SSBC), and the single-delta bridge-cell (SDBC) topologies also can control the power supplied by the individual battery modules, thereby allowing the integration of both traction drive and BMS functionalities. However, the DSCC offers more flexibility than

Manuscript received July 24, 2019; revised December 1, 2019; accepted January 12, 2020. Recommended for publication by Associate Editor M. Hagiwara. (Corresponding author: Davide De Simone.)

D. De Simone and L. Piegari are with the Department of Electronics, Information and Bioengineering of the Politecnico di Milano, 20133 Milan, Italy (e-mail: davide.desimone@polimi.it; luigi.piegari@polimi.it).

P. Tricoli is with the Department of Electronic, Electrical and Systems Engineering, University of Birmingham, Birmingham B15 2TT, U.K. (e-mail: p.tricoli@bham.ac.uk).

S. D'Arco is with the Electric Power Systems Department, SINTEF Energy Research A.S., 7465 Trondheim, Norway (e-mail: salvatore.darco@sintef.no).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.2969375

63 CHB, SSBC, and SDBC configurations, as the direct, inverse,  
64 and zero sequence of the circulating currents can be used for  
65 cell balancing. Additionally, the DSCC can be connected to an  
66 external dc source for charging the batteries as an alternative to  
67 ac charging. For this reason, in this article, the DSCC will be  
68 addressed.

69 Using the same converter for different tasks leads to a higher  
70 global efficiency in comparison with standard two-level inverters [9]  
71 with consequent more range of the BEV. This is also supported by  
72 the fact that balancing is achieved using the load current rather than  
73 transferring energy between the cells. The single converter does not  
74 influence negatively the reliability of the system since, as demonstrated  
75 in [10], the proposed topology presents a high redundancy. As DSCCs  
76 can handle the rated power also for charging operations, rapid charging  
77 is allowed without the need of extra hardware on-board.

78 The efficiency of motor drives with DSCCs could be further  
79 increased by adopting new modulation strategies with lower switching  
80 losses. However, any modulation strategy has to consider the impact on  
81 the total harmonic distortion (THD) of the current, as harmonics increase  
82 the losses of the motor and generate torque ripples that lead to  
83 mechanical vibrations and faster wear of the transmission. In the  
84 automotive industry, the drive system efficiency and the injected THD  
85 are a major concern since it might affect the lifespan of insulation  
86 systems [11] and the general driving performance. As harmonics depend  
87 on load parameters and, hence, are not constant for all the operating  
88 conditions, the comparison between different modulation techniques is  
89 usually based on the voltage weighted total harmonic distortion (WTHD).

90 Two main families of MMC modulation techniques can be identified  
91 in the technical literature: modulation schemes based on nearest level  
92 control (NLC) [12], [13] and schemes based on pulsewidth modulation  
93 (PWM) [14]–[16]. NLC techniques present the lowest switching losses  
94 but relatively high WTHD of the phase voltage and motor losses, whereas  
95 PWM has opposite characteristics. In this article, the authors propose  
96 a modulation technique called windowed-PWM (W-PWM) that applies  
97 PWM only at specific angular intervals of the reference waveform to  
98 achieve the optimal compromise between power losses and WTHD. Therefore,  
99 the angles in which PWM is applied can be controlled dynamically and  
100 continuously and adapted to the different operating conditions of the  
101 traction drive. Even if not explicitly addressed in this article, the  
102 proposed technique can be also easily extended to any electrical drives  
103 with multilevel converters and especially medium voltage drives for  
104 which switching losses are particularly critical.

105 The article is organized as follows. Section II summarizes the application  
106 of the DSCC topology for traction drives. Section III reviews the state  
107 of the art of modulation techniques and control strategies for multilevel  
108 inverters. The W-PWM and its main characteristics are described in  
109 Section IV. A detailed description of the simulation and test rig is given  
110 in Section V. Section VI shows the main numerical and experimental  
111 results. Section VIII summarizes the main outcomes and draws the  
112 conclusion of this article.

## 119 II. REFERENCE SYSTEM CONFIGURATION

120 The reference system configuration assumed for this article is a  
121 traction drive composed by an induction machine connected to




Fig. 2. Double star chopped cell converter topology.

122 a DSCC converter embedding an energy storage cell with voltage  
123  $v_m$  in each module as represented in Fig. 2. As in standard  
124 MMCs, the arm inductors can be mutually coupled to reduce the  
125 weight of the converter and to reduce the output voltage drop.  
126 To generate the output phase voltage, the following voltage  
127 references are sent to the upper and lower arm of each phase

$$\begin{cases} v_{lower,k} = \frac{v_{dc,bus}}{2} + v_{phase,k} + v_{k,circ} \\ v_{upper,k} = \frac{v_{dc,bus}}{2} - v_{phase,k} + v_{k,circ} \end{cases} \quad (1)$$

128 where  $v_{dc,bus}$  is the dc bus voltage,  $v_{phase,k}$  is the phase voltage  
129 reference of a generic converter leg “ $k$ ” [17], and  $v_{k,circ}$  is the  
130 cell balancing control voltage referred to the same converter  
131 leg [4], [18]. From upper and lower arm voltages (1), the  
132 expression of the output phase voltage  $v_{phase,k}$  is obtained as

$$v_{phase,k} = \frac{1}{2} [v_{lower,k} - v_{upper,k}]. \quad (2)$$

133 If the per unit impedance of the leg inductors is low and/or  
134 if the output frequency is low,  $v_{upper,k}$  and  $v_{lower,k}$  must be  
135 generated so that the total number of inserted modules is equal  
136 across the three converter legs. If this condition is not met,  
137 the difference between the instantaneous voltage of the legs give  
138 rise to circulating currents.

139 DSCCs can use circulating currents between legs acting on  
140  $v_{k,circ}$  of (1) to exchange energy between battery cells, acting  
141 effectively as a BMS. The energy stored in a battery can be  
142 quantified by the state of charge (SOC), which is the ratio  
143 between the available energy and the total battery capacity. Since  
144 the estimation of the SOC is not the main focus of this article,  
145 a simple Coulomb-counting method was considered for sake of  
146 simplicity [10]

$$SOC_h(t) = SOC_h(t_0) - \frac{1}{3600 \cdot Q_{max}} \left( \int_{t_0}^t i_h(t) dt \right) \quad (3)$$

with  $SOC_h(t_0)$  the  $h$ th cell SOC at initial time, and  $Q_{\max}$  the total module battery capacity in Ah. Moreover,  $i_h(t)$  is the battery current, which was estimated knowing the current flowing in the arm in which the module is installed and the conduction state (ON or OFF) of the module itself. A positive current discharges the battery reducing its SOC.

The balancing process is achieved through three control loops [19], namely leg balancing, arm balancing, and module balancing. The leg balancing algorithm operates on the dc voltage reference of each leg to impose a dc circulating current. This current transfers energy between the phases of the converter so that the average SOC is the same for all the phases. The arm balancing algorithm balances the average SOC of the upper and lower arms of each phase. The exchange of energy within the arms of the same leg is achieved by imposing a negative and positive sequence current synchronized with the output phase voltage [18]. The circulating currents cannot be accurately controlled with an NLC modulation technique in converters with a limited number of modules or at low frequency. This could lead to high circulating currents and risks of damaging the converter. Therefore, if cells belonging to different legs and phases are strongly unbalanced, a PWM modulation technique is necessary. Once the balancing is completed, NLC or W-PWM modulation techniques can be applied.

The module balance algorithm equalizes the SOC of all the cells included in each arm. This is achieved by controlling the modules to activate using a sorting algorithm: if the current charges the cells of the arm, the modules with the lowest SOC are turned ON first; if, instead, the current discharges the cells, the modules with the higher SOC are used first.

When used as battery chargers, DSCC converters can be connected to either single-phase, three-phase, and dc power sources with no modification of the hardware and, therefore, they are a versatile choice for automotive applications. As DSCCs have typically a high number of voltage levels, they can be connected to the power source with no or very small filters, reducing the curb weight of the BEVs on which they are installed.

### III. DSCCs MODULATION TECHNIQUES

This section reviews the most widely used modulation techniques for DSCCs [10], [14], i.e., the NLC, the carrier phase shifted PWM, the phase disposition PWM (PD-PWM), the phase opposition disposition PWM (POD-PWM), the alternate phase opposition disposition PWM (APOD-PWM) and the last level PWM (LLPWM), which are shown in a qualitative way in Fig. 3 in the case of four modules per arm converter.

#### A. Nearest Level Control

In the NLC modulation technique, the modules are activated or deactivated to minimize the error  $e_v = v_{\text{phase},k}^* - v_{\text{phase},k}$ , where  $v_{\text{phase},k}^*$  represents the reference of the phase  $k$  output voltage, and  $v_{\text{phase},k}$  represents the actual phase  $k$  voltage. When the error is above a specified threshold, the related module is activated [12]. In accordance with [13], the NLC algorithm has been implemented considering the mean voltage of the modules

$$v_{th}(n) = (n - 1) \cdot \bar{V}_m + \frac{1}{2} \bar{V}_m \quad (4)$$




Fig. 3. Carrier and arm references of different modulation techniques.

where  $v_{th}(n)$  is the threshold voltage of the  $n$ th module and  $\bar{V}_m$  is the module mean voltage.

#### B. Phase Shifted Carrier Pulsewidth Modulation

This modulation technique is the extension of the traditional sinusoidal PWM strategy to multilevel converters [20], [15], [21], [22]. If the converter has  $N$  modules per arm, the output voltage is generated by comparing  $2 \cdot N$  equally shifted triangle carrier signals with the arms modulation signals. With this modulation technique, all the modules are switched in each carrier period, removing the need of the inner arms balancing algorithm (see Section II) and, hence, simplifying the control of the converter. The generated output phase voltages are characterized by  $N + 1$  levels. In this modulation, the carrier frequency applied to the modules  $f_{\text{carrier}}$  is  $N$  times smaller than the desired output switching frequency  $f_{\text{sw}}$ :  $f_{\text{carrier}} = \frac{f_{\text{sw}}}{N}$ . Thus, each module is subjected to lower frequency harmonics.

#### C. Phase Disposition Pulsewidth Modulation

In this modulation technique, an individual carrier signal with amplitude equal to the module voltage is assigned to each



219 module [20], [23], [21]. The offset given by (4) is added to each  
 220 carrier. The carrier signals are shifted by the module sorting  
 221 algorithm. For example, if the current is charging, the modules  
 222 with the lower SOC are shifted at the bottom to keep them  
 223 turned ON for the maximum possible time. The total number  
 224 of active modules for each leg differs by  $\pm 1$  module. This  
 225 leads to  $2 \cdot N + 1$  levels on the output phase voltage, but also  
 226 introduces additional voltage ripple across the arm inductors  
 227 with consequent increase of the circulating currents.

#### 228 D. Phase Opposition Disposition Pulsewidth Modulation

229 This modulation technique is based upon the same princi-  
 230 ples of PD-PWM, with the difference that the carriers of the  
 231 upper arm are delayed by half a period of those of the lower  
 232 arm [20], [21], [23]. With this modification, the total number  
 233 of active modules per leg is always the same, independently on  
 234 the modulation index, thus, the internal circulating currents are  
 235 minimized. The output phase voltage is obtained changing the  
 236 distribution of active modules between the upper and the lower  
 237 arms within a converter leg. This modulation strategy generates  
 238 an output phase voltage with  $N + 1$  levels.

#### 239 E. Alternate Phase Opposition Disposition 240 Pulsewidth Modulation

241 The APOD-PWM is based upon the same principle of POD-  
 242 PWM, but the carrier signals of odd modules have a  $180^\circ$  shift  
 243 in respect to the even modules [21], [23]. In the POD-PWM,  
 244 this modulation technique generates  $N + 1$  levels and presents  
 245 no theoretical voltage ripples across the dc bus.

#### 246 F. Last Level Pulsewidth Modulation

247 LLPWM is a hybrid NLC-PWM modulation strategy pro-  
 248 posed in [24]. LLPWM generally activates the components of the  
 249 converter using NLC. At each module activation, the controller  
 250 checks the peak value of the reference, if the module in activation  
 251 will be the last one (top and bottom point of the reference) PWM  
 252 will be applied on that particular module.

### 253 IV. WINDOWED PULSEWIDTH MODULATION

254 The W-PWM applies PWM around the peak value of the  
 255 sinusoidal reference signals to reduce the harmonic distortion  
 256 of the generated voltages. For operations with variable voltage  
 257 amplitude and frequency like EV applications, it is necessary to  
 258 identify the correct position of the peak values, as the signals  
 259 are not strictly sinusoidal. To do so, the modulation is switched  
 260 between NLC and POD-PWM in relation of the phase angle  
 261 of the reference space vector. By choosing appropriate space  
 262 vector phase intervals, NLC can be applied to the steepest areas  
 263 of the output waveforms while PWM can be applied where the  
 264 derivative of the reference is relatively small. W-PWM carrier  
 265 signals are generated following (5),  $x(t)$  represents a triangle  
 266 wave with average value of zero and peak values of  $\pm 1$ ,  $u$   
 267 represents the control variable that turns ON and OFF the PWM  
 268 signal and  $V_i$  is the  $n$ th module voltage

$$v_{th}(n, t) = \sum_{i=1}^{n-1} V_i + (1 + u \cdot x(t)) \cdot \frac{1}{2} V_n. \quad (5)$$

TABLE I  
 W-PWM ACTIVATION ANGLES AS FUNCTION OF  
 $\phi =$  WINDOW,  $\theta =$  SPACE VECTOR ANGLE

Phase		
A	$-\frac{\phi}{2} \leq \theta \leq \frac{\phi}{2}$	$\pi + \frac{\phi}{2} \leq \theta \leq \pi - \frac{\phi}{2}$
B	$\frac{2}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{4}{3}\pi - \frac{\phi}{2}$	$\frac{5}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{5}{3}\pi - \frac{\phi}{2}$
C	$\frac{4}{3}\pi + \frac{\phi}{2} \leq \theta \leq \frac{4}{3}\pi - \frac{\phi}{2}$	$\frac{\pi}{3} + \frac{\phi}{2} \leq \theta \leq \frac{\pi}{3} - \frac{\phi}{2}$




Fig. 4. Qualitative W-PWM arm voltages at NLC, W-PWM  $60^\circ$ ,  $120^\circ$  and POD-PWM.

269 Starting from a three-phase voltage reference, the related  
 270 space vector is calculated according to

$$\vec{v}^* = \frac{2}{3} \left[ v_a^*(t) + v_b^*(t) \cdot e^{j\frac{2}{3}\pi} + v_c^*(t) \cdot e^{j\frac{4}{3}\pi} \right] \quad (6)$$

271 where  $v_a^*(t)$ ,  $v_b^*(t)$ , and  $v_c^*(t)$  are the three-phase output voltage  
 272 references. The phase of the space vector is, then, compared with  
 273 the intervals of Table I. In each period of the waveform, there  
 274 are two PWM intervals, around the positive and the negative  
 275 peaks, respectively. If the phase does not fall within one of the  
 276 two intervals, the control variable  $u$  is set to zero, thus the carrier  
 277 signal is replaced by its average value and the W-PWM reduces  
 278 to the NLC modulation. On the contrary, if the phase of the space  
 279 vector falls in one of the two intervals,  $u$  is set to one enabling  
 280 the PWM.

281 Fig. 4 shows the output converter arm voltages with different  
 282 W-PWM window sizes.

283 The W-PWM enables a precise control of the PWM window  
 284 and the length of this window is effectively a new degree of

TABLE II  
TESTED MMC MAIN PARAMETERS

Parameter	Value
Modules per arm	4
Module Battery	PL-9759156-5C
Mosfet Switches	IRF1324S-7PPbF
Arm Inductance	22 $\mu H$
Arm resistance	30 $m\Omega$




Fig. 5. WTHD as a function of output voltage and W-PWM window of a generic four modules per arm MMC.

285 freedom for the control system. It is worth noting that for  
286 certain values of  $\phi$  that depends on the number of modules of  
287 the converter and on the magnitude of the voltage reference,  
288 W-PWM reduces to LLPWM modulation [24].

## 289 V. SIMULATION AND EXPERIMENTAL SET-UP

290 To study the W-PWM characteristics, a Simulink model has  
291 been developed to obtain a relation between the harmonic  
292 distortion, quantified with the WTHD of the output voltage,  
293 the amplitude of the output voltage, the output frequency, and  
294 the PWM window size. The WTHD has been calculated in  
295 accordance with [25] as

$$\text{WTHD} = \frac{1}{V_1} \left[ \sum_{n=2,3,\dots}^{\infty} \left( \frac{V_n}{n} \right)^2 \right]^{1/2} \quad (7)$$

296 where  $V_1$  is the amplitude of the first harmonic,  $V_n$  is the  
297 amplitude of the  $n$ th harmonic, and  $n$  is the harmonic order.

298 A switching model with the same characteristics of the small  
299 scale prototype whose main components are summarized in  
300 Table II has been used. Conduction losses were considered using  
301 the Simscape library blocks and matching switches and induc-  
302 tances parameters with the ones of the prototype. To estimate  
303 switching losses, the current and the voltages across each solid  
304 state switch were measured. Every time a change in the control  
305 signal is experienced, the procedures described in [26] were used  
306 to calculate the switching losses.

307 In Fig. 5, the variation of the output voltage WTHD as a func-  
308 tion of the reference voltage amplitude and the PWM window  
309 angle is illustrated. The results have been obtained by means of  
310 several simulations using a V/Hz constant control law with base




Fig. 6. Difference between the  $\text{WTHD}_{\text{w-pwm}}$  and the  $\text{WTHD}_{\text{NLC}}$  for a four modules per arm MMC.

311 speed reached at 50 Hz and 8.4 V. It is worth noting that, when  
312 the output voltage reference is below 0.25 p.u. (2.1 V), NLC does  
313 not generate any signal and, hence, the WTHD of the waveform  
314 cannot be calculated. Moreover, the WTHD for NLC changes  
315 from 12.8% to 3.34% when the reference voltage increases from  
316 2.2 to 2.5 V. However, for a clearer data representation, the  $v_{ph}$   
317 axis of Fig. 5 starts from 2.5 V since the color mapping would  
318 become too flat in the zone of more interest if the minimum  
319 voltage is set to lower values (e.g., 2.1 V).

320 In order to better visualize which PWM windows improve  
321 the WTHD with respect to the NLC at each output volt-  
322 age/frequency, the difference between the WTHD for the W-  
323 PWM and the NLC is shown in Fig. 6. All the negative results  
324 are represented with a color gradient where the lowest values are  
325 blue and the highest values are yellow. The more negative is the  
326 differential WTHD, the more the selected window is improving  
327 the WTHD with respect to NLC. All the positive differences  
328 instead are represented with a gray scale; those values imply  
329 that the introduction of W-PWM with the corresponding window  
330 leads to a worse WTHD.

331 From the analysis of Fig. 6, it is possible to determine that  
332  $84^\circ$  is the smallest window ensuring a WTHD lower than NLC  
333 for every value of the desired output voltage. Since the results  
334 obtained by simulation (Figs. 5 and 6) could not be obtained  
335 experimentally with the same detail level, the aim of the compar-  
336 ison between simulation and experimental results is to validate  
337 the simulation results measuring the converter performance in a  
338 reduced set of operating regions.

339 The experimental tests have been carried out on a DSCC  
340 prototype with four modules per arm, each one including a  
341 4.2 V 10 Ah LiPo battery, as shown in Fig. 7. The main converter  
342 parameters are summarized in Table II. The controller has been  
343 implemented on a NI CompactRio FPGA system. From (2), it is  
344 possible to state that the maximum phase voltage is one half of  
345 the maximum arm voltage, thus, the maximum output voltage  
346 is 8.4 V with this configuration. The converter is connected to  
347 a variable load consisting of a 12–400 V step-up transformer, a  
348 variac, and a resistive load, as reported in Fig. 8. In the laboratory  
349 configuration, low voltage battery cells and a transformer have  
350 been used both due hardware availability and safety reasons even  
351 though higher voltage battery modules would be preferable in  
352 a real application. With this set-up, it is possible to regulate the



Fig. 7. Experimental set-up.




Fig. 8. Schematic overview of the test setup.




Fig. 9. Load resistance (top) and reactance (bottom) measured with POD-PWM.

353 output current while changing the converter output voltage and  
354 frequency.

355 The efficiency of the converter has been estimated by extrapolating the measurement from a single module, as the average  
356 power losses are the same if the cells are well balanced.  
357

## 358 VI. NUMERICAL AND EXPERIMENTAL RESULTS ON A 359 DOWN-SCALED SYSTEM

360 The proposed W-PWM has been compared with NLC and  
361 POD-PWM in terms of output harmonic distortion and converter  
362 efficiency. The simulation and experimental tests have been  
363 undertaken with a load drawing 10 A rms and using a V/Hz  
364 constant law in the range 0 to 50 Hz (0 to 8.4 V) and a constant  
365 voltage over 50 Hz. The Simulink model used to perform the  
366 simulations reported in this chapter is a detailed reproduction of  
367 the converter described in Section V.

368 Simulation results are, then, compared with experimental data  
369 to ensure that the detailed behavior in terms of WTHD reported  
370 in Fig. 6. In theory, the test rig in Fig. 7 should change only  
371 the equivalent resistance seen by the converter. In practice,  
372 also the load inductance is affected by the nonlinearity of the  
373 two transformers. Therefore, the equivalent load parameters  
374 were estimated from the experimental data and, then, used in  
375 the detailed simulation. The estimation of the load parameters  
376 was obtained starting from the first harmonics phasors of the  
377 measured voltage and current waveforms. The measured load  
378 parameters were independent from the modulation technique,  
379 the resultant load parameters obtained from this analysis are  
380 summarized in Fig. 9.

### 381 A. WTHD Evaluation

382 The voltage WTHDs are measured for different output voltages.  
383 For what concerns W-PWM, window angles multiple of  
384 60° are tested. Fig. 10 compares the voltage WTHD produced  
385 by the different W-PWM windows, whereby the values of 0° and  
386 180° are equivalent to NLC and POD-PWM, respectively. As a  
387 general rule, the wider the PWM window, the lower the WTHD.  
388 For specific values of W-PWM windows, output voltage and




Fig. 10. Simulated output voltage WTHD when controlled with a V/Hz constant strategy. Circles identifies points in which a new module is added to generate the output.

389 output frequency, the harmonic distortion obtained by W-PWM  
390 becomes higher than the NLC.

391 The NLC and the PWM follow a different approach for  
392 activating additional cells. The PWM-based techniques activate  
393 new modules when reaching a voltage equivalent to an integer  
394 number of voltage cells while the NLC activates new modules  
395 when passing values in the middle of the voltage cell. This means  
396 that a diagram of the number of levels will jump from 1 to 2 at  
397 6.3 V for the NLC while the same happens at 4.2 V for the PWM.  
398 As a V per Hz constant control algorithm has been applied, the  
399 voltage levels are proportional to the fundamental frequency of  
400 the output. Additionally, as the carriers are all the same, the type  
401 of PWM technique will not affect where there is the change of  
402 number of levels. Changes in the number of active levels are  
403 highlighted in Fig. 10 with circles.






Fig. 11. Simulated (continuous line) versus measured (markers) converter WTHDs when controlled with a V/Hz constant strategy.




Fig. 13. Simulated (continuous line) versus measured (markers) converter efficiency when controlled with a V/Hz constant strategy.




Fig. 12. Simulated converter efficiency when controlled with a V/Hz constant strategy.

404 The experimental data on the test rig are compared with the  
 405 simulations in Fig. 11: the peaks of the NLC voltage WTHD  
 406 due to the activation of a new module can be clearly seen also  
 407 from the measurements. For the W-PWM at 120° and for the  
 408 POD-PWM, this is not visible because the angle of PWM is  
 409 sufficiently large to include the instant when an extra module  
 410 is activated. Since the converter has four modules per arm, just  
 411 two modules are triggered over the whole output voltage range.  
 412 At 20 Hz, 3.36 V (on the first NLC WTHD peak), it is clear  
 413 that W-PWM windows larger than 60° improve significantly  
 414 the output WTHD. When a 60° window is considered, a poor  
 415 performance is experienced, as predicted by the preliminary  
 416 analysis shown in Fig. 6. At higher frequencies (at converter  
 417 nominal voltage), W-PWM with 60° gives a very limited WTHD  
 418 improvement with respect to NLC. W-PWM reduces the output  
 419 voltage WTHD in a good agreement with the theoretical  
 420 analysis.

## B. Efficiency Evaluation

421  
 422 In the simulations, the converter efficiency was calculated as  
 423 the ratio between the load power and the total battery injected  
 424 power over a predefined time period. In the experiments, the  
 425 efficiency was measured as the ratio of the output and input  
 426 energy of one module of the converter. To ensure that the data  
 427 extrapolated from one module represent accurately the global  
 428 converter efficiency, it is extremely important that each module  
 429 remained perfectly balanced with the others. Under this con-  
 430 dition, all the modules have the same voltage and contribute  
 431 equally to the generated power. Moreover, if the gate signals  
 432 are all synchronized, when the cells are balanced there is no  
 433 net power exchange between the three phases. To ensure this  
 434 assumption was met, before each test, all the cells were charged  
 435 an average of 30 min to restore a 100% SOC. Additionally, it  
 436 is important that the module selected for the measurement was  
 437 used as much as the others during the observation. To meet this  
 438 condition, the sorting algorithm that balances the module SOCs  
 439 [18], [19] was replaced with a function that sets the module  
 440 priority with a fixed periodic pattern with period 1 s. The logging  
 441 time interval of the instruments was set accordingly to 1 s.

442 In V/Hz constant tests, 11 points between the frequency range  
 443 10–100 Hz were taken for each investigated W-PWM window.  
 444 The load current was kept constant at 10 A below 50 Hz. For  
 445 NLC and some W-PWM windows, 10 A load current was not  
 446 reachable at low voltage references. In these conditions, the  
 447 maximum achievable current was set. Due to the approximations  
 448 introduced to measure the efficiency, the longer are the tests,  
 449 the higher is the unbalance level between the modules introduced  
 450 by unavoidable differences among the storage system, leading  
 451 to less reliable results. From the analysis of Fig. 13 in which  
 452 experimental and theoretical data are reported on the same  
 453 diagram, it is reasonable to state that there is a good matching  
 454 between theoretical and experimental results.

455 Looking at the NLC curve reported in Fig. 12, the global  
 456 efficiency is higher than all the other modulation schemes.  
 457 An efficiency drop can be seen when the second module is  
 458 turned ON. The phenomenon is related to the increase of the

TABLE III  
INDUCTION MOTOR PARAMETERS

Parameter	Value
Nominal voltage	156 V
Nominal frequency	50 Hz
Number of pole pairs	2
Stator resistance	10 mΩ
Rotor resistance	10 mΩ
Stator leakage inductance	0.2 mH
Rotor leakage inductance	0.2 mH
Magnetizing inductance	5 mH

TABLE IV  
FULL-SCALE MMC PARAMETERS

Parameter	Value
Modules per arm	14
Module Voltage	22.2 V
Mosfet Switches	MMIX1T550N055T2
Arm Inductance	22 μH
Arm resistance	3 mΩ

459 harmonic distortion of the load that reduces the active power  
 460 transferred, and to the short duration of module on-time that  
 461 increases switching losses without increasing significantly the  
 462 load active power. The efficiency of the W-PWM is always  
 463 between the NLC and the POD-PWM. In general, the longer the  
 464 PWM window, the higher the switching losses and, hence, the  
 465 lower the efficiency. As expected, the POD-PWM has the lowest  
 466 efficiency for the highest number of device commutations per  
 467 period.

468 It is worth noting that the NLC seems to be always preferable  
 469 when looking only at the converter efficiency. However, the NLC  
 470 increases the WTHD resulting in higher harmonics of the motor  
 471 current and, thus, lower motor efficiency. Therefore, the global  
 472 efficiency of the drive system is optimized with a combination  
 473 of NLC and PWM. Moreover, increasing the WTHD could  
 474 imply additional problems like accelerated ageing of insulation  
 475 materials [27] and increase of torque ripple that could be not  
 476 acceptable for several applications [28]. Finally, for EVs where  
 477 a variable output voltage is required, NLC cannot be used at  
 478 low voltage (i.e., at low speed) for the issues in controlling the  
 479 circulating currents. This article demonstrates that by regulating  
 480 the window length of the modulation, it is possible to smoothly  
 481 increase the motor efficiency by reducing the WTHD, although  
 482 at the expenses of a lower converter efficiency. This degree  
 483 of freedom can be used to find a global maximum for a cost  
 484 function accounting for overall efficiency and optimal operating  
 485 conditions of the drive. However, this is beyond the scope of the  
 486 article and is left for further analyses.

## 487 VII. NUMERICAL RESULTS ON A FULL-SCALE MODEL

488 In this section, the performance of the proposed modulation  
 489 technique has been simulated numerically for further validation  
 490 on a more realistic scale scenario. A full-scale simulation model  
 491 has been developed to calculate the converter WTHD and effi-  
 492 ciency when driving an automotive induction motor following a  
 493 V/Hz constant algorithm. Motor parameters, taken from [29],  
 494 are summarized in Table III. The converter has been sized in  
 495 order to comply with the motor specifications with parameters  
 496 summarized in Table IV. The simulations have been performed  
 497 from 5 to 70 Hz with a constant load torque equal to half of the  
 498 rated below the rated frequency, and a constant power equal to  
 499 half of the rated over the rated frequency.

500 Simulation results for the WTHD of the converter are reported  
 501 in Fig. 16. As expected, the WTHD of the NLC is the highest for  
 502 almost all the frequencies. Moreover, every time a new module  
 503 is activated, a discontinuity in the derivative of the WTHD is




Fig. 14. Simulated full-scale converter efficiency.




Fig. 15. Simulated full-scale converter and motor efficiency.

504 visible (marked with circles in the figure); this discontinuity is  
 505 due to the change in the shape of the output voltages.

506 The efficiency has been calculated for the converter only and  
 507 for the whole system (converter and induction motor) in order  
 508 to include in the analysis the effect of losses due to current  
 509 harmonics with results displayed in Figs. 14 and 15, respectively.  
 510 In this full scale model, similarly to what was observed in the  
 511 down-scaled model, at high frequency (speed), the greater is the




Fig. 16. Simulated full-scale converter WTHD.

PWM window, the lower the efficiency tends to be since conduction losses are equal for all the modulations and switching losses increase with the PWM window. Current harmonics are more relevant at low frequency (speed) since they are not strongly filtered by the induction motor. Thus, conduction losses of NLC become more relevant and the NLC efficiency is the lowest for several frequencies. This phenomenon is not evidenced in the down-scale prototype for the low number of modules making the switching losses more relevant with respect to the conduction losses.

In an electrical drive, even more relevant than the converter efficiency is the global efficiency in the conversion of stored energy to mechanical power. The efficiency of the traction drive (motor plus converter) is reported in Fig. 15. From the figure, it is clear that the NLC modulation at low speed is almost always the least efficient due to the increased current harmonics implying additional conduction losses. In the flux weakening zone (i.e., for frequencies higher than 50 Hz), the efficiency decreases for the more relevant effect of the viscous friction, accentuated by the reduction of the load torque.

### VIII. CONCLUSION

This article proposes the windowed PWM as a modulation technique for double star chopped cells converters operated as variable frequency motor drives. The proposed modulation technique is compared with the NLC and the phase opposition PWM. In comparison to the NLC, the windowed PWM reduces the current harmonic distortion while limiting the average switching frequency of the semiconductor devices. As predicted by simulations on a model of the converter, experimental data show that the W-PWM presents an efficiency higher than POD-PWM and, hence, it would increase the range of battery electric vehicles.

The introduced modulation technique adds a new degree of freedom, which allows a dynamic control of the output harmonic distortion and converter efficiency, leaving to the final user the flexibility to choose that is the most important factor to be optimized in the design. The possibility of changing the window

angle allows variable speed drives to adapt the modulation technique dynamically with the speed at which the motor is rotating. Although this article is proposed for BEVs, the principle on which it is based can be applied also to a generic electrical drive.

Numerical and experimental WTHD analysis (Figs. 10 and 11) shows that the best window that ensures an output voltage WTHD reduction is dependent on the reference voltage and on the selected frequency. Due to these factors, a field implementation of that modulation technique should modify W-PWM window dynamically with the working condition. Although efficiency measurements in this article are affected by the uncertainties of the parameters of the test rig, the experimental results show that the efficiency achieved by the windowed PWM falls between the values of the NLC and POD-PWM as predicted by the numerical models. The increase in angle of the window of the W-PWM reduces both the output WTHD and the converter efficiency.

Depending on the specific application requirements, the proposed modulation technique can be used to achieve the optimal balance between efficiency and WTHD. In future works, an adaptive algorithm, changing the window length as function of the vehicle speed and torque, will be studied.

### REFERENCES

- [1] M. Yilmaz and P. T. Krein, "Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and hybrid vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2151–2169, May 2013.
- [2] J. O. Estima and A. J. M. Cardoso, "Efficiency analysis of drive train topologies applied to electric/hybrid vehicles," *IEEE Trans. Veh. Technol.*, vol. 61, no. 3, pp. 1021–1031, Mar. 2012.
- [3] S. W. Moore and P. J. Schneider, "A review of cell equalization methods for lithium ion and lithium polymer battery systems," *SAE 2001 World Congress*, Apr. 2019.
- [4] S. D'Arco, L. Piegari, and P. Tricoli, "A modular converter with embedded battery cell balancing for electric vehicles," in *Proc. Electr. Syst. Aircraft, Railway Ship Propulsion*, Oct. 2012, pp. 1–6.
- [5] L. M. Tolbert and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan. 1999.
- [6] L. M. Tolbert, T. Cunningham, and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
- [7] S. D'Arco, M. Quraan, P. Tricoli, and L. Piegari, "Low frequency operation of modular multilevel converters with embedded battery cells for traction drives," in *Proc. Int. Symp. Power Electron., Elect. Drives, Autom. Motion*, Jun. 2016, pp. 1375–1382.
- [8] S. D'Arco, L. Piegari, M. S. Quraan, and P. Tricoli, "Battery charging for electric vehicles with modular multilevel traction drives," in *Proc. 7th IET Int. Conf. Power Electron., Mach. Drives*, Apr. 2014, pp. 1–6.
- [9] M. Quraan, P. Tricoli, S. D'Arco, and L. Piegari, "Efficiency assessment of modular multilevel converters for battery electric vehicles," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2041–2051, Mar. 2017.
- [10] M. Quraan, T. Yeo, and P. Tricoli, "Design and control of modular multilevel converters for battery electric vehicles," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 507–517, Jan. 2016.
- [11] D. Fabiani and G. C. Montanari, "The effect of voltage distortion on ageing acceleration of insulation systems under partial discharge activity," *IEEE Electr. Insul. Mag.*, vol. 17, no. 3, pp. 24–33, May 2001.
- [12] M. Moranchel, E. J. Bueno, F. J. Rodriguez, and I. Sanz, "Implementation of nearest level modulation for modular multilevel converter," in *Proc. IEEE 6th Int. Symp. Power Electron. Distrib. Gener. Syst.*, Jun. 2015, pp. 1–5.
- [13] M. Guan, Z. Xu, and H. Chen, "Control and modulation strategies for modular multilevel converter based HVDC system," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2011, pp. 849–854.
- [14] A. Marquez, J. I. Leon, S. Vazquez, L. G. Franquelo, and M. Perez, "A comprehensive comparison of modulation methods for MMC converters," in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2017, pp. 4459–4464.



617 [15] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, "Analysis  
618 of the phase-shifted carrier modulation for modular multilevel con-  
619 verters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 297–310,  
620 Jan. 2015.

621 [16] M. S. Rajan and R. Seyedzai, "Comparative study of multicarrier pwm  
622 techniques for a modular multilevel inverter," *Int. J. Eng. Technol.*, vol. 5,  
623 no. 6, pp. 4850–4865, Jan. 2014.

624 [17] A. D. Pizzo, M. Coppola, and I. Spina, "Current waveforms distribution  
625 among electrochemical cells of modular multilevel converters in battery  
626 electric vehicles," in *Proc. IEEE Int. Conf. Elect. Syst. Aircr., Railway,  
627 Ship Propulsion Road Vehicles Int. Transp. Electrification Conf.*, Nov. 2018,  
628 pp. 1–4.

629 [18] G. Brando, A. Dannier, I. Spina, and P. Tricoli, "Integrated BMS-  
630 MMC balancing technique highlighted by a novel space-vector based  
631 approach for BEVs application," *Energies*, vol. 10, Oct. 2017,  
632 Art. no. 1628.

633 [19] S. D'Arco, L. Piegari, and P. Tricoli, "Power and balancing control  
634 considerations on modular multilevel converters for battery electric ve-  
635 hicles," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2013,  
636 pp. 1–9.

637 [20] G. B. Diaz, M. Boyra, and J. Vivas, "Novel control strategies for modular  
638 multilevel converters (MMC) - an evaluation and comparison of control  
639 and modulation schemes," in *Proc. Cigre Int. Symp. "Electric Power Syst.  
640 Future."* Sep. 2011.

641 [21] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for mul-  
642 tilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867,  
643 Aug. 2002.

644 [22] Y. Liang and C. O. Nwankpa, "A new type of statcom based on cascading  
645 voltage source inverters with phase-shifted unipolar spwm," in *Proc. Conf.  
646 Rec. IEEE Ind. Appl. Conf. 33d IAS Annu. Meeting*, Oct. 1998, vol. 2,  
647 pp. 1447–1453.

648 [23] I. Ourdani, A. Bennani Ben Abdelghani, I. Slama Belkhdja, and D.  
649 Montesinos Miracle, "Phase opposition disposition PWM strategy and  
650 capacitor voltage control for modular multilevel converters," in *Proc. Int.  
651 Conf. Recent Adv. Electr. Syst.*, 2016, pp. 208–213.

652 [24] D. De Simone, L. Piegari, and S. D'Arco, "Comparative analysis of mod-  
653 ulation techniques for modular multilevel converters in traction drives,"  
654 in *Proc. Int. Symp. Power Electron., Elect. Drives, Autom. Motion*,  
655 Jun. 2018, pp. 593–600.

656 [25] J. Li and H. Hong, "Wthd optimization for single phase multilevel convert-  
657 ers with step modulation," in *Proc. 37th Annu. Conf. IEEE Ind. Electron.  
658 Soc.*, Nov. 2011, pp. 4463–4468.

659 [26] D. Graovac, M. Pürschel, and A. Kiep, "Mosfet power losses calculation  
660 using the data-sheet parameters," Infineon Technologies AG, pp. 1–22,  
661 Jul. 2006.

662 [27] F. Bertoldi, M. Pathmanathan, R. S. Kanchan, K. Spiliotis, and J.  
663 Driesen, "Quasi-two-level converter for overvoltage mitigation in medium  
664 voltage drives," in *Proc. Int. Power Electron. Conf.*, May 2018,  
665 pp. 488–494.

666 [28] B. Diong, H. Sepahvand, and K. A. Corzine, "Harmonic distortion opti-  
667 mization of cascaded h-bridge inverters considering device voltage drops  
668 and noninteger DC voltage ratios," *IEEE Trans. Ind. Electron.*, vol. 60,  
669 no. 8, pp. 3106–3114, Aug. 2013.

670 [29] R. T.-Asl and J. Bauman, "Efficiency analysis of induction motor control  
671 strategies using a system-level EV model," in *Proc. IEEE Transp. Elec-  
672 trific. Conf. Expo.*, Jun. 2019, pp. 1–6.



**Luigi Piegari** (Senior Member, IEEE) was born in Naples, Italy, on April 2, 1975. He received the M.S. (*cum laude*) and Ph.D. degrees in electrical engineering from the University of Naples Federico II, Naples, Italy, in 1999 and 2003, respectively.

From 2003 to 2008, he was a Postdoctoral Research Fellow with the Department of Electrical Engineering, University of Naples Federico II. From 2009 to 2012, he was an Assistant Professor with the Department of Electrical Engineering, Polytechnic University of Milan, Milan, Italy. He is currently an Associate Professor of electrical machines and drives with the Department of Electronics, Information and Bioengineering, Polytechnic University of Milan. He is the author of more than 130 scientific papers published in international journals and conference proceedings. His research interests include storage devices modeling, wind and photovoltaic generation, modeling and control of multilevel converters, and dc distribution grids.

Prof. Piegari is a member of the IEEE Industrial Electronics Society, the IEEE Power Electronics Society, and AEIT. He is an Associate Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS and the Technical Program Chair of the *International Conference on Clean Electrical Power*.



**Pietro Tricoli** (Member, IEEE) was born in Naples, Italy, on September 8, 1978. He received the M.S. (*cum laude*) and Ph.D. degrees in electrical engineering from the University of Naples Federico II, Naples, Italy, in 2002 and 2005, respectively.

He was a Visiting Scholar with the Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA, in 2005. In 2006, he was also a Visiting Scholar with the Department of Electrical and Electronic Engineering, Nagasaki University, Nagasaki, Japan. From 2006 to 2011, he was a Postdoctoral Research Fellow with the Department of Electrical Engineering, University of Naples Federico II. He is currently a Senior Lecturer in electrical power and control with the Department of Electronic, Electrical, and Systems Engineering, University of Birmingham, Birmingham, U.K. He is the author of more than 90 scientific papers published in international journals and conference proceedings. His research interests include storage devices for road electric vehicles, railways, and rapid transit systems, wind and photovoltaic generation, railway electrification systems and modeling and control of multilevel converters.


Dr. Tricoli is a member of the IEEE Industrial Electronics Society and the Energy Institute. He is the Web and Publication Chair of the *International Conference on Clean Electrical Power*. He is the Deputy Editor-in-Chief and Feature Editor of the *IET Journal Renewable Power Generation*. He is a Registered Professional Engineer in Italy.



**Salvatore D'Arco** received the M.Sc. and Ph.D. degrees in electrical engineering from the University of Naples Federico II to 2010 Naples, Italy, in 2002 and 2005, respectively.

From 2006 to 2007, he was a Postdoctoral Researcher with the University of South Carolina, Columbia, SC, USA. From 2008 to 2010, he joined ASML, Veldhoven, the Netherlands, as a Power Electronics Designer. From 2010 to 2012, he was a Postdoctoral Researcher with the Department of Electric Power Engineering, Norwegian University of Science

and Technology, Trondheim, Norway. In 2012, he joined SINTEF Energy Research where he currently works as a Research Scientist. He is the author of more than 100 scientific papers and is the holder of one patent. His main research interests include control and analysis of power-electronic conversion systems for power system applications, including real-time simulation and rapid prototyping of converter control systems.



**Davide De Simone** was born in Varese, Italy, on November 1993. He received the B.S. degree and the M.S. degree (*cum laude*) in electrical engineering from Polytechnic University of Milan, Milan, Italy, in 2015 and 2017, respectively. He is currently working toward the Ph.D. degree with the Department of Electronics, Information and Bioengineering, Polytechnic University of Milan.

His research interests include power electronics and electrical drives. His main focus is related to modular multilevel converter applied to electric mobility.